



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/663,657	09/17/2003	Hiroki Awakura	501.43143X00	3803
20457 7590 12/08/2010 ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-3873				
EXAMINER BODDIE, WILLIAM				
ART UNIT		PAPER NUMBER		
2629				
MAIL DATE		DELIVERY MODE		
12/08/2010		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

# Office Action Summary

**Application No.**

10/663,657

**Applicant(s)**

AWAKURA ET AL.

**Examiner**

WILLIAM L. BODDIE

**Art Unit**

2629

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 11/22/10.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) 1-18 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/CD)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

### **DETAILED ACTION**

1. In an amendment dated, November 22<sup>nd</sup>, 2010 the Applicants amended claims 1 and 10. Currently claims 1-10 are pending.

#### ***Continued Examination Under 37 CFR 1.114***

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on November 22<sup>nd</sup>, 2010 has been entered.

#### ***Response to Arguments***

3. Applicant's arguments filed November 22<sup>nd</sup>, 2010 have been fully considered but they are not persuasive.
4. On pages 10-11 of the Remarks, the Applicants argue that Ishizuka does not disclose wherein the current source applies a voltage control by modulating the value or the amount of said current according to a change in light emission state. Applicants appear to argue that Ishizuka merely adjusts the current in a leak current canceling routine and not according to a change in light emission state of the pixels.
5. The Examiner respectfully disagrees. While Ishizuka does disclose a leak cancelling routine, Ishizuka also discloses, a drive current measuring routine and a drive voltage setting routine. The below discussed sections of Ishizuka make it clear that Ishizuka applies a voltage control by altering the amount of current supplied according

Art Unit: 2629

to aging and temperature changes in the pixels (col. 23, lines 7-56, fig. 23, for example).

Furthermore, Ishizuka's leak current cancellation routines are also seen to be modulating the amount or value of current according to a change in light emission state of the number of pixels. To explain, leak current will directly effect a change in light emission state of the pixels, the more current which leaks, the lower the luminance of the light emission of the pixels. According to a detected change in this luminance, evidenced by a high leak current, the value or amount of current is offset by Ishizuka.

6. There is also discussion and comparison of the Applicants' and Ishizuka's emission time order on pages 12-13. Applicants' argue that their manner of ordering emission is much different from that of Ishizuka.

While this may or may not be the case, such an argument seems irrelevant absent some discussion of the feature in the claims of the application. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

On pages 13-14 of the Remarks, the Applicants present the same arguments for claim 10 as put forth for claim 1. As shown above these arguments are not persuasive.

7. As discussed above, the rejections of claims 1-10 are seen as proper and are thus maintained in the current office action.

### ***Claim Objections***

8. Claims 1 and 10 are objected to because of the following informalities: each claim reads, "state of the number of pixels" in the newly added limitations. There is no

previous discussion of a number of pixels, and therefore the article "the" seems inappropriate. It is suggested that "the number of pixels" be replaced with 'the plurality of pixels' language used throughout the claims. Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

10. Claims 1-3, 5 and 10 are rejected under 35 U.S.C. 102(e) as being anticipated by Ishizuka et al. (US 7,264,363).

**With respect to claim 1**, Ishizuka discloses, a display apparatus comprising;

a pixel array including a plurality of pixels ( $PL_{n,m}$  in fig. 15), each pixel including:

a light emitting unit (15 in fig. 2),

a drive element for controlling supply of a current to said light emitting unit (12 in fig. 2), and

a switching element (11 in fig. 2) for controlling said drive element according to an image signal (col. 1, line 63 – col. 2, line 18, for example);

a data signal drive circuit (24 in fig. 15) for receiving image data for each frame period and outputting said image signal to said pixel array based on said image data

(col. 18, lines 5-9), said each frame period being provided for displaying one screen of said image data (fig. 5);

a scanning signal drive circuit (25 in fig. 15) for outputting a scanning signal to said pixel array, said scanning signal being for controlling a timing at which said switching element receives said image signal (col. 18, lines 1-4); and

a current source (27 in figs. 15-16) for, through said drive element (fig. 2, for example), outputting said current supplied to said light emitting unit (col. 18, lines 21-23);

wherein said current source applies a voltage control by modulating (col. 23, lines 8-29, for example) the value or the amount of said current according to a change in light emission state of the number of pixels (pixels with a increased luminance and driving current are driven for a shorter time frame resulting in a smaller amount of current being supplied; col. 23, lines 19-29; for example) within said each frame period (col. 19, lines 14-15), said current being output from said current source (col. 18, lines 34-67).

**With respect to claim 2,** Ishizuka discloses, the display apparatus as claimed in claim 1 (see above), wherein:

said pixel array includes a pixel for red, a pixel for green, and a pixel for blue (col. 13, lines 32-45, for example); and

said current source is provided for each of said pixel for red, said pixel for green, and said pixel for blue separately (fig. 9).

**With respect to claim 3**, Ishizuka discloses, the display apparatus as claimed in claim 1 (see above), wherein said current source controls said value or said amount of said current according to a control signal input to said current source (col. 18, lines 46-63; control signal judging indicates how much current offset to apply).

**With respect to claim 5**, Ishizuka discloses, the display apparatus as claimed in claim 3 (see above), further comprising:

a control circuit (32-36 in fig. 16) for detecting said value or said amount of said current (col. 18, lines 34-45) and, based on said value or said amount of said current, generating said control signal input to said current source (col. 18, lines 46-67).

**With respect to claim 10**, Ishizuka discloses, a method for display an image based on image data by use of a pixel array including a plurality of pixels ( $PL_{n,m}$  in fig. 15), each pixel including:

a light emitting unit (15 in fig. 2);

a drive element for controlling supply of a current to said light emitting unit (12 in fig. 2); and

a switching element (11 in fig. 2) for controlling said drive element according to an image signal (col. 1, line 63 – col. 2, line 18, for example);

wherein said method comprises the steps of:

outputting said current from said current source to said light emitting unit through said drive element (col. 18, lines 21-23);

receiving said image data for each frame period and outputting said image signal from a data signal drive circuit to said pixel array based on said image data (col. 18,

Art Unit: 2629

lines 5-9), said each frame period being provided for displaying one screen of said image data (fig. 5);

outputting a scanning signal from a scanning signal drive circuit (25 in fig. 15) to said pixel array, said scanning signal being for controlling a timing at which said switching element receives said image signal (col. 18, lines 1-4); and

applying a voltage control (col. 23, lines 8-29; for example) modulating the value or the amount of said current according to a change in light emission state of the number of pixels (pixels with a increased luminance and driving current are driven for a shorter time frame resulting in a smaller amount of current being supplied; col. 23, lines 19-29; for example) within said each frame period (col. 19, lines 14-15), said current begin output from said current source (col. 18, lines 34-67).

***Claim Rejections - 35 USC § 103***

11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

12. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ishizuka et al (US 7,274,363) in view of Hack et al. (US 2002/0030647).

**With respect to claim 4**, Ishizuka discloses, the display apparatus as claimed in claim 3 (see above).

Ishizuka further discloses generating said control signal input to said current source (col. 18, lines 46-67).



Ishizuka does not expressly disclose a PWM control circuit.

Hack discloses, a PWM control circuit for generating a PWM control signal for, through said drive element, controlling whether or not said light emitting unit emits light, during said each frame period (para. 49); and

a control circuit for, based on said PWM control signal, generating said control signal input to said drive source (para. 49; PWM method will involve measuring/storing OLED current versus PWM amount).

Hack and Ishizuka are analogous art because they are both from the same field of endeavor namely current detection and driving circuitry of flat panel displays.

At the time of the invention it would have been obvious to one of ordinary skill in the art to control the pixels via PWM and to alter the current source of Ishizuka as taught by Hack.

The motivation for doing so would have been to for well-known benefit of increased display uniformity as individual pixel element differences are not as noticeable.

13. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishizuka et al (US 7,274,363) in view of Kimura et al. (US 6,518,962).

**With respect to claim 6**, Ishizuka discloses, the display apparatus as claimed in claim 5 (see above).

Ishizuka further discloses generating said control signal input to said current source (col. 18, lines 46-67).

Ishizuka does not expressly disclose that the control circuit calculates a luminance level of the image data.

Kimura discloses, wherein a control circuit (21b, 18 in fig. 10) calculates a luminance level of image data (col. 35, line 66 – col. 36, line 17) for each frame period (207 in fig. 17) based on a value or an amount of current (output of 16' in fig. 17) and, based on said luminance level of said image data for said each frame period (col. 36, lines 4-15), generating a control signal (output of 209 in fig. 17) input to a driving source (200a in fig. 17).

Kimura and Ishizuka are analogous art because they are both from the same field of endeavor namely EL control circuitry.

At the time of the invention it would have been obvious to one of ordinary skill in the art to calculate the luminance level and to alter the current source of Ishizuka as taught by Kimura.

The motivation for doing so would have been to correct for deterioration over time thereby achieving a higher quality display for a longer period of time (Kimura; col. 1, lines 65-67).

**With respect to claim 7**, Ishizuka discloses, the display apparatus as claimed in claim 5 (see above).

Ishizuka further discloses generating said control signal input to said current source (col. 18, lines 46-67).

Ishizuka does not expressly disclose that the control circuit calculates a degree of degradation of the light emitting unit.

Kimura discloses, wherein a control circuit (21b, 18 in fig. 10) calculates the degree of degradation of a light emitting unit (15 in fig. 10) based on a value or an amount of current (Idm in fig. 10) and, based on said degree of degradation of said light emitting unit (col. 36, lines 1-17), generating a control signal (output of 21b in fig. 10) input to a driving source (13, 22a in fig. 10).

At the time of the invention it would have been obvious to one of ordinary skill in the art to calculate the degree of degradation and to alter the current source of Ishizuka as taught by Kimura.

The motivation for doing so would have been to correct for deterioration over time thereby achieving a higher quality display for a longer period of time (Kimura; col. 1, lines 65-67).

14. Claims 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishizuka et al (US 7,274,363) in view of Tsuruoka et al. (US 6,414,443).

**With respect to claim 8**, Ishizuka discloses, the display apparatus as claimed in claim 5 (see above).

Ishizuka further discloses generating said control signal input to said current source (col. 18, lines 46-67).

Ishizuka does not expressly disclose that the control circuit calculates a temperature of the light emitting unit.

Tsuruoka discloses, wherein a control circuit (35 in fig. 4) calculates temperature of said pixel array based on said value or said amount of said current (col. 4, lines 25-

Art Unit: 2629

36) and, based on said temperature of said pixel array, generating a control signal (output of 34 in fig. 4) input to a driving source (33 in fig. 4).

Tsuruoka and Ishizuka are analogous art because they are both from the same field of endeavor namely EL control circuitry.

At the time of the invention it would have been obvious to one of ordinary skill in the art to calculate the temperature and to alter the current source of Ishizuka as taught by Tsuruoka.

The motivation for doing so would have been to correct for deterioration over time thereby achieving a higher quality display that is independent of temperature variations (Tsuruoka, col. 2, lines 16-18).

**With respect to claim 9**, Ishizuka discloses, the display apparatus as claimed in claim 3 (see above)

Ishizuka does not expressly disclose another light emitting unit separate from the array or a control circuit for detecting temperature.

Tsuruoka discloses, a light emitting unit (10' in fig. 4) provided separately from a pixel array (10 in fig. 4); and

a control circuit (35 in fig. 4) for detecting temperature of said another light emitting unit (col. 4, lines 25-36) and, based on said temperature of said another light emitting unit, generating a control signal (output of 34 in fig. 4) input to a driving source (33 in fig. 4).

At the time of the invention it would have been obvious to one of ordinary skill in the art to calculate the temperature and to alter the current source of Ishizuka as taught by Tsuruoka.

The motivation for doing so would have been to correct for deterioration over time thereby achieving a higher quality display that is independent of temperature variations (Tsuruoka, col. 2, lines 16-18).

***Conclusion***

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to WILLIAM L. BODDIE whose telephone number is (571)272-0666. The examiner can normally be reached on Monday through Friday, 7:30 - 4:30 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/William L Boddie/  
Examiner, Art Unit 2629

12/6/2010